Switch-Level Fault Simulation of MOS Digital Circuits

Schuster, Michael (1984) Switch-Level Fault Simulation of MOS Digital Circuits. Technical Report. California Institute of Technology. [CaltechCSTR:1984.5132-tr-84]

Full text available as:

	Postscript - Requires a viewer, such as GhostView
	Other (Adobe PDF (5.7MB))

Abstract

Thls thesis presents an algorithm for fault simulation of metal-oxide-semiconductor (MOS), field-effect transistor (FET) digital circuits. The circuits are modeled at the switch-level as networks of charge storage nodes connected with bidirectional transistor switches. Since the transistor structure of a NOS circuit is explicitly represented by its switch-level network, and since the circuit's logical behavior is modeled directly, the algorithm describes the behavior of defective MOS circuits with more accuracy than is possible with traditional logic gate fault simulation techniques. The algorithm is capable of analyzing a variety of MOS circuit defects including the classical stuck-at-zero and stuck-at-one node faults, stuck-open and stuck-closed transistor faults, and resistive short and open faults in wires. By using the concurrent simulation technique, the algorithm requires far less computation than a simple serial simulation of each defective circuit.

EPrint Type:	Monograph (Technical Report)
Subjects:	All Records
ID Code:	345
Deposited By:	Caltech Library System
Deposited On:	25 July 2002
Record Number:	CaltechCSTR:1984.5132-tr-84
Official Persistent URL:	http://resolver.caltech.edu/CaltechCSTR:1984.5132-tr-84
Usage Policy:	You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.

Archive Staff Only: edit this record