Cost and Performance of VLSI Computing Structures

Mead, Carver A. and Rem, Martin (1978) Cost and Performance of VLSI Computing Structures. Technical Report. California Institute of Technology. [CaltechCSTR:1978.1584-tr-78]

Full text available as:

	Other (Adobe PDF (1.1MB))
	Postscript - Requires a viewer, such as GhostView

Abstract

Using VLSI technology, it will soon be possible to implement entire computing systems on one monolithic Silicon chip. What will the nature of such systems be? How will they be designed? What will be their cost and performance? Conducting paths are required for communicating information throughout any integrated system. The length and organization of these communication paths places a lower bound on the area and time required for system operations. Optimal designs can be achieved in only a few of the many alternative structures. Two illustrative systems are analyzed in detail: a RAM based system and an associative system. It is shown that in each case an optimum design is possible, using the area – time product as a cost function

EPrint Type:	Monograph (Technical Report)
Subjects:	All Records
ID Code:	430
Deposited By:	Caltech Library System
Deposited On:	22 August 2002
Record Number:	CaltechCSTR:1978.1584-tr-78
Official Persistent URL:	http://resolver.caltech.edu/CaltechCSTR:1978.1584-tr-78
Usage Policy:	You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.

Archive Staff Only: edit this record