A notation for designing restoring logic circuitry in CMOS

Rem, Martin and Mead, Carver (1981) A notation for designing restoring logic circuitry in CMOS. Technical Report. Callifornia Institute of Technology, Pasadena, CA. [CaltechCSTR:1981.4600-tr-81]

Full text available as:

PDF - Requires Adobe Acrobat Reader or other PDF viewer.

Abstract

We introduce a programming notation in which every syntactically correct program specifies a restoring logic component, i.e., a component whose outputs are permanently connected, via "not too many" transistors, to the power supply. It is shown how the specified components can be translated into transistor diagrams for CMOS integrated circuits. As these components are designed as strict hierarchies, it is hoped that the translation of the transistor diagrams into layouts for integrated circuits can be accomplished mechanically.

EPrint Type:	Monograph (Technical Report)
Additional Information:	The research described in this paper was sponsored by the Defense Advanced Research Projects Agency, ARPA Order Number 3771, and monitored by the Office of Naval Research under contract number N00014-79-C-0597.
Subjects:	All Records
ID Code:	578
Deposited By:	Kristin Buxton
Deposited On:	06 June 2008
Record Number:	CaltechCSTR:1981.4600-tr-81
Official Persistent URL:	http://resolver.caltech.edu/CaltechCSTR:1981.4600-tr-81
Usage Policy:	You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.

Archive Staff Only: edit this record