Performance Analysis and Optimization of Asynchronous Circuits

Burns, Steven M. and Martin, Alain J. (1990) Performance Analysis and Optimization of Asynchronous Circuits. Technical Report. California Institute of Technology. [CaltechCSTR:1990.cs-tr-90-18]

Full text available as:

	Postscript - Requires a viewer, such as GhostView
	Other (Adobe PDF (786KB))

Abstract

We present a method for analyzing the time performance of asynchronous circuits, in paxticulax, those derived by program transformation from concurrent programs using the synthesis approach developed by the second author. The analysis method produces a performance metric (related to the time needed to perform an operation) in terms of the primitive gate delays of the circuit. Such a metric provides a quantitative means by which to compare competing designs. Because the gate delays are functions of transistor sizes, the performance metric can be optimized with respect to these sizes. For a large class of asynchronous circuits-including those produced by using our synthesis method-these techniques produce the global optimum of the performance metric. A CAD tool has been implemented to perform this optimization.

EPrint Type:	Monograph (Technical Report)
Subjects:	All Records
ID Code:	78
Deposited By:	Caltech Library System
Deposited On:	25 April 2001
Record Number:	CaltechCSTR:1990.cs-tr-90-18
Official Persistent URL:	http://resolver.caltech.edu/CaltechCSTR:1990.cs-tr-90-18
Usage Policy:	You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.

Archive Staff Only: edit this record